

HIGH POWER FACTOR FLYBACK PWM CONTROLLER

DESCRIPTION

SD7530 is a high power factor flyback PWM controller special for LED lighting applications.

SD7530 features a high performance analog multiplier for power factor correction (PFC), zero current detector (ZCD) to ensure TM operation. It integrates a current sensing comparator with built-in leading-edge blanking, and a totem-pole output stage capable of -600mA /800mA current suited for big MOSFET.

SD7530 has a built-in soft-start circuit to avoid the over voltage output under light load start, reduce MOSFET's voltage stress, and improve circuit's reliability.

SD7530 has a built-in output short-circuit protection circuit, in this way the current of the system is considerably reduced to avoid the APPLICATIONS damage to IC.

SD7530 includes V_{CC} under voltage lockout, V_{CC} over voltage protection, over temperature protection, and AC input undervoltage and over-voltage protection, etc.

SD7530A has the same function and parameters with SD7530, except AC input undervoltage/overvoltage protection. (Unless otherwise stated, this document is only for SD7530)

FEATURES

- Transition Mode (TM) operation
- High-performance analog multiplier
- Built-in restart timer
- Integrate digital LEB
- Low start-up current (5µA)
- Audio noise free
- Built-in soft start circuit
- Very low power dissipation of output short-circuit protection (SCP)
- V_{CC} under vltage lockout with hysteresis (UVLO)
- V_{CC} over-voltage protection (VCCOVP)
- Over temperature protection (OTP)
- * AC input under-voltage and over-voltage protection (ACIN_UVP/OVP)




* LED Daylight lamp



ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SD7530S	SOP-8-225-1.27	SD7530S	Pb free	Tube
SD7530STR	SOP-8-225-1.27	SD7530S	Pb free	Tape&Reel
SD7530AS	SOP-8-225-1.27	SD7530AS	Pb free	Tube
SD7530ASTR	SOP-8-225-1.27	SD7530AS	Pb free	Tape&Reel

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Rating	Unit
Supply voltage (I _{CC} <20mA)	Vcc	40	V
Peak drive output current	I _{OH} /I _{OL}	-600/800	mA
Voltage on analog input and output pins	-	-0.3 ~ 8	V
Maximum current of zero current detector	-	±10	mA
Power dissipation (ambient temperature: 50°C)	P _{diss}	0.65	W
Operating temperature range	T_{amb}	-40~+120	°C
Storage temperature range	T_{stg}	-55~+150	°C
Junction temperature	T_{j}	+150	°C
Thermal resistance from chip surface to the ambient	$R_{\text{th(j-a)}}$	150	°C/W



ELECTRICAL CHARACTERISTICS(Unless otherwise stated, V_{CC}=22V; C_O=1nF; -25°C<T_{amb}<125°C)

Power supply Operating voltage range	Characteristics	Symbol	Test condition	Min.	Тур.	Max.	Unit
Operating voltage range		- Cymbol	1 doc donation		. , ,	WGA.	o i i i
Turn-on threshold V _{Coon} * 16.5 17.5 18.5 V Turn-off threshold V _{Coopt} * 8.0 9.0 10.0 V Hysteresis voltage V ₂ I _{Co} =20mA 40 V Clamp voltage V ₂ I _{Co} =20mA 40 V VCC OVP VCC OVP VCC OVP 32 34 36 V Supply current Start current I _{ST} Before start-up, V _{Co} =15V 5 10 µA Quiescent current I _O No switch 4 6 mA Operating current I _{Cc} f=70kHz 5 7 mA Multiplier Input bias current I _{MuLT} V _{MuLT} =0 ~ 4V -1 µA Maximum output slope AV CS AV CS AV MuLT=0 ~ 1V V _{MuLT} =0 ~ 1V 0.32 0.38 0.44 1/V Valey 6ain *		Vcc	After start-up	10.5		32	V
Turn-off threshold V _{Couff} * 8.0 9.0 10.0 V Hysteresis voltage V _{CCitys} 8.5 V Clamp voltage V _z I _{Cc} =20mA 40 V VCC OVP VCC _{Opp} 32 34 36 V Supply current Start current I _{ST} Before start-up, V _{Cc} =15V 5 10 μA Quiescent current I _Q No switch 4 6 mA Operating current I _{Cc} Fa70kHz 5 7 mA Multiplier - - - - V Input bias current I _{Mult.T} V _{Mult.T} = 0 ~ 4V - V V Gain ** K V _{Mult.T} = 0 ~ 4V - V V Gain ** K V _{Mult.T} = 0 ~ 1V V _{Coupe} = 0 0.32 </td <td></td> <td></td> <td>·</td> <td>16.5</td> <td>17.5</td> <td>18.5</td> <td>V</td>			·	16.5	17.5	18.5	V
Hysteresis voltage V _{CChyst} V _{CCCopt} V _{CCCCopt} V _{CCCCOpt} V _{CCCCCOpt} V _{CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC}			*		9.0		V
Clamp voltage							V
VCC OVP VCC ovp Supply current	-		Icc=20mA				V
Supply current Start curr	-			32		36	V
Start current		OVP	1		-		
Quiescent current IQ No switch 4 6 mA		I _{ST}	Before start-up, V _{CC} =15V		5	10	μA
Note	Quiescent current				4	6	_
Multiplier Input bias current Input bias current Input bias current Input bias current Input voltage range V _{MULT} Linear operation range 0~3 V V V V V V V		Icc	f=70kHz		5	7	mA
Input bias current							
Input voltage range	•	I _{MULT}	V _{MULT} = 0 ~ 4V			-1	μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	•			0~3			V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				0.32	0.38	0.44	1/V
Error amplifier Voltage feedback input threshold V _{REF} T _{amb} =25°C 2.45 2.5 2.55 V Linear regulation - V _{CC} =10.5V~32V 2 5 mV Input bias current I _{INV} V _{INV} = 0 ~ 3V -1 µA Voltage gain G _V Open loop 60 80 dB Gain bandwidth product G _B 1 MHz Source current I _{COMP} V _{COMP} =4V, V _{INV} =2.4V -2 -3.5 -5 mA Sink current I _{COMP} V _{COMP} =4V, V _{INV} =2.6V 4 5.5 7 mA Upper clamp voltage V _{COMP} I _{Source} =0.5mA 5.0 6.0 6.5 V Lower clamp voltage V _{COMP} I _{Source} =0.5mA * 2.0 2.25 2.4 V Current sense comparator Input bias current I _{CS} V _{CS} =0V -1 µA		ΔV _{CS}					
Voltage feedback input threshold Voltage feedback input for input bias current Voltage feedback input for input bias current Voltage feedback input for input bias current Voltage feedback input feedback in	Maximum output slope	ΔV_{MULT}	V _{COMP} =upper clamp voltage	1.0	1.1		V/V
threshold VREF 10.5V < V _{CC} < 32V * 2.44 2.56 V Linear regulation - V _{CC} =10.5V - 32V 2 5 mV Input bias current I _{INV} V _{INV} = 0 ~ 3V -1 μA Voltage gain G _V Open loop 60 80 dB Gain bandwidth product G _B 1 MHz Source current I _{COMP} V _{COMP} =4V, V _{INV} =2.4V -2 -3.5 -5 mA Sink current I _{COMP} V _{COMP} =4V, V _{INV} =2.6V 4 5.5 7 mA Upper clamp voltage V _{COMP} I _{Source} =0.5mA 5.0 6.0 6.5 V Lower clamp voltage V _{COMP} I _{Sink} =0.5mA * 2.0 2.25 2.4 V Current sense comparator Input bias current I _{CS} V _{CS} =0V -1 μA Current sense clamp V _{CS} <td< td=""><td>Error amplifier</td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	Error amplifier						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Voltage feedback input		T _{amb} =25°C	2.45	2.5	2.55	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V_{REF}	10.5V< V _{CC} <32V *	2.44		2.56	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Linear regulation	-	V _{CC} =10.5V~ 32V		2	5	mV
	Input bias current	I _{INV}	V _{INV} = 0 ~ 3V			-1	μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Voltage gain	G∨	Open loop	60	80		dB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gain bandwidth product	G _B			1		MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Source current	I _{COMP}	V _{COMP} =4V, V _{INV} =2.4V	-2	-3.5	-5	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Sink current	I _{COMP}	V _{COMP} =4V, V _{INV} =2.6V	4	5.5	7	mA
	Upper clamp voltage	V _{COMP}	I _{source} =0.5mA	5.0	6.0	6.5	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Lower clamp voltage	V_{COMP}	I _{sink} =0.5mA *	2.0	2.25	2.4	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Current sense comparate	or					
	Input bias current	I _{CS}	V _{CS} =0V			-1	μA
	Delay to output	t _{d(H-L)}			200	400	ns
	Current sense clamp			1.0	1.08	1.16	V
					0.5		1
	Current sense offset	V _{offset}					mV
Detect threshold $V_{th(det)} = \begin{array}{c ccccccccccccccccccccccccccccccccccc$		I _{ZCD}	V _{ZCD} =1 ~ 4.5V		2		μA
Detect threshold V _{th(det)} V _{ZCD} fall *** 0.25 V							
	Detect threshold	$V_{\text{th(det)}}$					
	Detect hysteresis	HY(det)			0.85		V





Characteristics	Symbol	Test condition	Min.	Тур.	Max.	Unit
Upper clamp voltage	V _{ZCD}	I _{ZCD} =2.5mA	6.3	6.8	7.3	V
Lower clamp voltage	V _{ZCD}	I _{ZCD} =-2.5mA	-0.3	0	0.3	V
Source current capability	I _{src}		-2.5			mA
Sink current capability	I _{snk}		2.5			mA
Restart timer						
Restart timer period	t _{d(rst)}		31	38	45	μs
Over Temperature Protection	ction					
OTP	T _{OTP}			135		°C
Temperature hysteresis	T _{HYS}		1	15	1	°C
Gate driver						
Output low voltage	V _{OL}	I _{sink} =100mA		0.6	1.2	V
Output high voltage	V _{OH}	I _{source} =5mA		15		V
Peak drive source current	I _{srcpk}		-0.6			Α
Peak drive sink current	I _{snkpk}		0.8			Α
Voltage rise time	t _r			70	110	ns
Voltage fall time	t _f			40	70	ns
Output clamp voltage	V_{clamp}	I _{source} =5mA; V _{CC} =32V	12	15	18	V
AC input under-voltage a	nd over-vo	Itage protection				
MULT input under voltage						
protection threshold	V _{MULTUVP1}	Driving output is off		0.95		V
MULT input under voltage						
get-out threshold	V _{MULTUVP2}	Driving output is on		1.05		V
MULT input over voltage						
protection threshold	V _{MULTOVP}			4.50		V
MULT input under voltage		protection occurs - output				
lockout on delay	t _{UVP1}	shutdown		120		ms
MULT input under voltage		SHULUOWII				
lockout off delay	t _{UVP2}	protection exits - output unlock		100		us
•						
MULT input over voltage	t _{OVP}	protection occurs - output		100		us
lockout on delay		shutdown				


^{*} All the parameters are in tracking

^{**} The multiplier output is given by: $V_{CS} = K \times V_{MULT} \times (V_{COMP} - 2.5)$

^{***} Parameters guaranteed by design.



PIN CONFIGURATIONS



PIN DESCRIPTIONS

Pin No.	Pin Name	I/O	Description
1	INV	-	Inverting input of the error amplifier. The pin doubles as an ON/OFF control input.
2	COMP	I/O	Output of the error amplifier. A compensation network is placed between this pin and INV.
3	MULT	I	Main input to the multiplier.
4	cs	I	Input to the PWM comparator. The current flowing in the MOSFET is sensed through a resistor, the resulting voltage is applied to this pin.
5	ZCD	I	Input to the zero current detector.
6	GND	I/O	Ground.
7	GD	0	Gate driver output.
8	VCC	I/O	Supply voltage.

FUNCTION DESCRIPTION

SD7530 is a high power factor flyback PWM controller special for LED lighting applications. It operates in transition mode, it reduces the switch turn-on loss, improves the conversion efficiency and provides very good power factor correction.

Vcc UVLO and Vcc OVP

Peripheral/internal circuit at pin Vcc of SD7530 is shown in figure 1. At the beginning of the power on, capacitor C1 is charged by V_{IN} through start resistor R1, and V_{CC} increases slowly. As V_{CC} is up to 17.5V, IC starts to work and output driving pulse. Output voltage should be established in a period during which V_{CC} discharges and diode D2 is reverse biased, and IC is fully powered by start capacitor C1. When output voltage increases to a certain value, diode D2 is forward conduction by auxiliary winding L3's voltage, and then V_{CC} increases rapidly to the desired value. Fig. 2 shows the voltage waveform of V_{CC} during start. IC enters under voltage status as V_{CC} is lower than 9.0V after start.

Moreover, the startup current of SD7530 is very low (less than 5uA), so large startup resistance R1 is recommended for low power dissipation.

If Vcc exceeds the internal reference 34V, IC enters over voltage protection (OVP), and turns off the PWM until next restart.






Fig.1 Internal /peripheral circuit at pin V_{CC}

Fig. 2 the voltage waveform of V_{CC} during start

Error amplifier

Error amplifier of SD7530 and peripheral circuit are shown in fig.3. Error amplifier compares the voltage of pin INV which is fed back from output by optp-coupler with reference voltage (2.5V), amplifies the difference and outputs Vcomp. Generally, the bandwidth of PFC loop is less than 20Hz for better power factor correction, so compensation capacitor or resistor is connected between output (COMP) and inverting input (INV) of error amplifier in applications.




Fig.3 Error amplifier and peripheral circuit

Multiplier and ACIN_UVP/OVP

Multiplier of SD7530 and peripheral/internal circuit are shown in figure 4. Input voltage V_{IN} (output of rectifier bridge) is connected to input of multiplier through pin MULT after voltage dividing by R1a, R1b, and the other input of multiplier is output of error amplifier. Input voltage Vmult at pin MULT is half-sine voltage signal, but output voltage of multiplier Vmo is the half-sine voltage with same phase and different amplitude of input voltage Vmult, and controls the peak inductor current to change simultaneity, so that half-sine input average current is available.

Input and output of multiplier is expressed as:

$$Vmo = K \times Vmult \times (Vcomp - 2.5)$$

Where, K is the gain. (typical value for SD7530 is 0.38)






Fig.4 Multiplier and peripheral circuit

SD7530 has the undervoltage/overvoltage protection for AC input line voltage to enhance the security of IC and application system. AC line voltage V_{IN} is detected by the input pin MULT of the multiplier. When Vmult is lower than 0.95V, IC enters undervoltage protection and turns off PWM after 120ms, then the system stops working; when Vmult is higher than 1.05V, IC exits undervoltage protection and turns on PWM after 100us, then the system restarts automatically and resumes normal working. When Vmult is higher than 4.5V, IC enters over voltage protection and turns off PWM after 100us, and the system stops working; when Vmult is lower than 4.5V, IC exits overvoltage protection and turns on PWM directly, then the system restarts automatically and resumes normal working.

The formula is shown below:

$$Vmult = \sqrt{2} \times Vin \times \frac{R1b}{R1a + R1b}$$

Inductor current detection (turn off MOSFET)

Current sense comparator of SD7530 and peripheral circuit are shown in figure 5. It is used for detecting inductor peak current to turn off MOSFET and make the system to stop working. Sense resistor Rs is connected between source of MOSFET and ground, and the voltage of sense resistor can be behaved on inductor current, which acts as the non-inverting input of current sense comparator through pin CS, compared with output of multiplier, which acts as the inverting input. If peak voltage of sense resistor increases to the limited value of multiplier output, current sense comparator's output overturns to turn off MOSFET.

LEB is added at pin CS to chops off the sense voltage spike at MOSFET on state due to snubber diode reverse recovery.




Fig 5. Current sense comparator and peripheral circuit



Zero current detection (turn on MOSFET)

Zero current comparator of SD7530 and peripheral circuit are shown in Fig.6. Zero current detector is used for detecting zero-crossing of inductor current and turning on MOSFET. Dotted terminal of auxiliary winding L3 is connected to pin ZCD via a resistor Rzcd. When inductor current decreases to zero, voltage at dotted terminal is lower than 0.25V, gate drive signal of MOSFET turns to high and MOSFET is turned on, and 0.85V hysteresis is set to avoid error actions.

Clamp circuit at pin ZCD clamps the voltage in 0V~6.0V.




Fig. 6 Zero current comparator and peripheral circuit

Fig. 7 shows the detailed voltage waveforms for zero current detection. After MOSFET is turned off and before the inductor current decreases to zero, the voltage at pin ZCD keeps high and is given as:

$$V_{ZCD} = \frac{(Vo - Vin)}{n}$$

Where, n is the turns ratio of the primary windings L1 and auxiliary windings L3.

During MOSFET off but inductor current is not zero, the inductor current is supplied to the load through secondary winding L2 and diode D1, and decreases linearly to zero, at the mean while the diode D1 is reverse blocked and MOSFET S1 junction capacitor is resonant with the primary windings L1 and input capacitor Cin. Then the drain voltage of MOSFET is going down, voltage at pin ZCD also decreases. When the drain voltage decreases to V_{IN}, the voltage at dotted terminal of auxiliary winding L3 is zero. Due to MOSFET is still off, the drain voltage continuously decreases until the voltage at pin ZCD is lower than 0.25V, then MOSFET is on. When the drain voltage decreases to zero, the resonance stops and the inductor current increases linearly.

As shown in Fig. 7 below, this characteristic allows turning on MOS with low voltage for decreasing the switch turn-on loss






Fig. 7. The detailed voltage waveforms for zero current detection

Output short-circuit protection

SD7530 integrates output short-circuit protect(SCP) circuit. If output load's short-circuit state is detected by IC, PWM will be turned off automatically, and V_{CC} will gradually decrease until IC restarts automatically.


Soft start

SD7530 integrates soft-start circuit, which is used to reduce the voltage stresses and current surges of IC during start up. This circuit first clamps the output voltage of multiplier at a low level, then improves the output voltage gradually during start up. So that PWM can increase gradually from zero to the steady state.

Over temperature protection


SD7530 integrates over temperature protect(OTP) circuit. IC is shutdown when the temperature is higher than 135°C and recovers when temperature decreases to 120°C.

TYPICAL APPLICATION CIRCUIT





PACKAGE OUTLINE





MOS DEVICES OPERATE NOTES:

Electrostatic charges may exist in many things. Please take following preventive measures to prevent effectively the MOS electric circuit as a result of the damage which is caused by discharge:

- The operator must put on wrist strap which should be earthed to against electrostatic.
- Equipment cases should be earthed.
- All tools used during assembly, including soldering tools and solder baths, must be earthed.
- MOS devices should be packed in antistatic/conductive containers for transportation.

Disclaimer:

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan
 products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply
 with the safety standards strictly and take essential measures to avoid situations in which a malfunction or
 failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!





ATTACHMENT

Revision History

Date	REV	Description	Page
2012.10.25	1.0	Initial release	