

## **BiCMOS Advanced Phase-Shift PWM Controller**

**Check for Samples: [UCC1895](http://www.ti.com/product/ucc1895#samples), [UCC2895](http://www.ti.com/product/ucc2895#samples), [UCC3895](http://www.ti.com/product/ucc3895#samples)**

- 
- 
- 
- 
- **• Programmable Softstart, Softstop and Chip** as <sup>a</sup> voltage-mode or current-mode controller. **Disable via a Single Pin**
- 
- 
- 
- 
- 

### **APPLICATIONS** of 1 MHz.

- **• Phase-Shifted Full-Bridge Converters**
- **• Off-Line, Telecom, Datacom and Servers**
- **• Distributed Power Architecture**
- **• High-Density Power Modules**

### **<sup>1</sup>FEATURES DESCRIPTION**

The UCC3895 is a phase-shift PWM controller that **• Programmable-Output Turnon Delay** implements control of a full-bridge power stage by **Adaptive Delay Set**<br> **• Phase shifting the switching of one half-bridge with<br>
<b>• Bidirectional Oscillator Synchronization**<br>
•• respect to the other. The device allows constant respect to the other. The device allows constant **• Voltage-Mode, Peak Current-Mode, or Average** frequency pulse-width modulation in conjunction with **Current-Mode Control** resonant zero-voltage switching to provide high efficiency at high frequencies. The part is used either

**0% to 100% Duty-Cycle Control** While the UCC3895 maintains the functionality of the UC3875/6/7/8 family and UC3879, it improves on that **7-MHz Error Amplifier Control Controllar Controllar** family with additional fe  $\frac{1}{2}$  **controller** family with additional features such as **• Operation to 1 MHz** enhanced control logic, adaptive delay set, and **Typical 5-mA Operating Current at 500 kHz**<br>
• **he BCDMOS** process, it operates with dramatically<br> **Proper Low 150-µA Current During UVLO**<br>
• less supply current than it's binolar counternarts. The **less supply current than it's bipolar counterparts. The** UCC3895 operates with a maximum clock frequency





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### SLUS157P –DECEMBER 1999–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

<span id="page-1-2"></span><span id="page-1-1"></span>

#### **ORDERING INFORMATION**

(1) The DW, PW and Q packages are available taped and reeled. Add TR suffix to device type (for example: UCC2895DWTR) to order quantities of 2000 devices per reel for DW.

### **ABSOLUTE MAXIMUM RATINGS**

All voltage values are with respect to the network ground terminal unless otherwise noted.<sup>(1)</sup>



(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to Absolute Maximum Rated conditions for extended periods may affect device reliability

#### **THERMAL CHARACTERISTICS**

<span id="page-1-0"></span>

#### <span id="page-2-0"></span>**RECOMMENDED OPERATING CONDITIONS(1)**



(1) TI recommends that there be a single point grounded between GND and PGND directly under the device. There must be a separate ground plane associated with the GND pin and all components associated with pins 1 through 12, plus 19 and 20, be located over this ground plane. Any connections associated with these pins to ground must be connected to this ground plane.

(2) The V<sub>DD</sub> capacitor must be a low ESR, ESL ceramic capacitor located directly across the VDD and PGND pins. A larger bulk capacitor must be located as physically close as possible to the  $V_{DD}$  pins.

(3) The  $V_{REF}$  capacitor must be a low ESR, ESL ceramic capacitor located directly across the REF and GND pins. If a larger capacitor is desired for the V<sub>REF</sub> then it must be located near the V<sub>REF</sub> cap and connected to the V<sub>REF</sub> pin with a resistor of 51  $\Omega$  or greater. The bulk capacitor on  $V_{DD}$  must be a factor of 10 greater than the total  $V_{REF}$  capacitance.

(4) TI does not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

### **ELECTRICAL CHARACTERISTICS**

 $\rm{V_{DD}}$  = 12 V, R<sub>T</sub> = 82 kΩ, C<sub>T</sub> = 220 pF, R<sub>DELAB</sub> = 10 kΩ, R<sub>DELCD</sub> = 10 kΩ, C<sub>REF</sub> = 0.1 µF, C<sub>VDD</sub> = 0.1 µF and no load on the outputs,  $T_\text{A}=T_\text{\j}$ . T $_\text{A}=0^\circ\text{C}$  to 70°C for UCC3895x,  $T_\text{A}=-40^\circ\text{C}$  to +85°C for UCC2895x and T $_\text{A}=-55^\circ\text{C}$  to +125°C for the UCC1895x. (unless otherwise noted)



(1) Ensured by design. Not production tested.

Copyright © 1999–2013, Texas Instruments Incorporated and Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUS157P &partnum=UCC1895) Feedback 3





EXAS

### **ELECTRICAL CHARACTERISTICS (continued)**

 $\rm{V_{DD}}$  = 12 V, R<sub>T</sub> = 82 kΩ, C<sub>T</sub> = 220 pF, R<sub>DELAB</sub> = 10 kΩ, R<sub>DELCD</sub> = 10 kΩ, C<sub>REF</sub> = 0.1 µF, C<sub>VDD</sub> = 0.1 µF and no load on the outputs,  $T_A$  =  $T_J$ . T $_A$  = 0°C to 70°C for UCC3895x, T $_A$  = –40°C to +85°C for UCC2895x and T $_A$  = –55°C to +125°C for the UCC1895x. (unless otherwise noted)



(2) Ensured by design. Not production tested.

(3) Output delay is measured between OUTA and OUTB, or OUTC and OUTD. Output delay is defined as shown below where:  $t_{f(OUTA)} =$ falling edge of OUTA signal,  $t_{r(OUTB)}$  = rising edge of OUTB signal (see [Figure](#page-4-1) 1 and Figure 2).



#### **ELECTRICAL CHARACTERISTICS (continued)**

 $\rm{V_{DD}}$  = 12 V, R<sub>T</sub> = 82 kΩ, C<sub>T</sub> = 220 pF, R<sub>DELAB</sub> = 10 kΩ, R<sub>DELCD</sub> = 10 kΩ, C<sub>REF</sub> = 0.1 µF, C<sub>VDD</sub> = 0.1 µF and no load on the outputs,  $T_A$  =  $T_J$ . T $_A$  = 0°C to 70°C for UCC3895x, T $_A$  = –40°C to +85°C for UCC2895x and T $_A$  = –55°C to +125°C for the UCC1895x. (unless otherwise noted)



(4) Ensured by design. Not production tested.

(5) Minimum phase shift is defined as:

$$
\Phi = 180 \times \frac{t_{f(OUTC)} - t_{f(OUTA)}}{t_{PERIOD}} \text{ or } \Phi = 180 \times \frac{t_{f(OUTC)} - t_{f(OUTB)}}{t_{PERIOD}}
$$

where

(a)  $t_{f(OUTA)}$  = falling edge of OUTA signal

(b)  $t_{f(OUTB)} =$  falling edge of OUTB signal

(c)  $t_{f(OUTC)}$  = falling edge of OUTC signal,

(d)  $t_{f(OUTD)}$  = falling edge of OUTD signal

(e)  $t_{PERIOD}$  = period of OUTA or OUTB signal

(6) Output delay is measured between OUTA and OUTB, or OUTC and OUTD. Output delay is defined as shown below where:  $t_{f(OUTA)} =$ falling edge of OUTA signal,  $t_{r(OUTB)}$  = rising edge of OUTB signal (see [Figure](#page-4-1) 1 and Figure 2).



<span id="page-4-1"></span><span id="page-4-0"></span>







SLUS157P –DECEMBER 1999–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**

#### **DEVICE INFORMATION**



#### **FN AND FK PACKAGE DRAWINGS (TOP VIEW)**



#### **TERMINAL FUNCTIONS**







#### **TERMINAL FUNCTIONS (continued)**



SLUS157P –DECEMBER 1999–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**

**NSTRUMENTS** 

**TEXAS** 

#### **BLOCK DIAGRAM**





<span id="page-7-0"></span>





**Figure 4. Adaptive Delay Set Block Diagram**



**Figure 5. Delay Block Diagram (One Delay Block Per Outlet)**

<span id="page-9-3"></span>SLUS157P - DECEMBER 1999-REVISED JUNE 2013

www.ti.com

**STRUMENTS** 

### **DETAILED PIN DESCRIPTION**

#### **ADS (Adaptive Delay Set)**

<span id="page-9-0"></span>This function sets the ratio between the maximum and minimum programmed output-delay dead time. When the ADS pin is directly connected to the CS pin, no delay modulation occurs. The maximum delay modulation occurs when ADS is grounded. In this case, delay time is four-times longer when  $CS = 0$  than when  $CS = 2$  V (the peakcurrent threshold), ADS changes the output voltage on the delay pins DELAB and DELCD by Equation 1.

$$
V_{\text{DEL}} = |0.75 \times (V_{\text{CS}} - V_{\text{ADS}})| + 0.5 V
$$

where

•  $V_{CS}$  and  $V_{ADS}$  are in volts

 $(1)$ 

ADS must be limited to between 0 V and 2.5 V and must be less-than or equal-to CS. DELAB and DELCD are clamped to a minimum of 0.5 V.

#### **CS (Current Sense)**

<span id="page-9-4"></span>The CS input connects to the inverting input of the current-sense comparator and the non-inverting input of the overcurrent comparator and the ADS amplifier. The current sense signal is used for cycle-by-cycle current limiting in peak current-mode control, and for overcurrent protection in all cases with a secondary threshold for output shutdown. An output disable initiated by an overcurrent fault also results in a restart cycle, called soft-stop, with full soft-start.

#### **CT (Oscillator Timing Capacitor)**

<span id="page-9-1"></span>The UCC3895 oscillator charges CT via a programmed current. The waveform on  $C_T$  is a sawtooth, with a peak voltage of 2.35 V. The approximate oscillator period is calculated by Equation 2.

$$
t_{\rm OSC} = \frac{5 \times R_T \times C_T}{48} + 120 \text{ ns}
$$

where

- $C_T$  is in Farads
- $R_T$  is in Ohms
- $t_{\rm osc}$  is in seconds
- $C_T$  can range from 100 to 880 pF.

 $(2)$ 

 $(3)$ 

#### **NOTE**

A large  $C_T$  and a small R<sub>T</sub> combination results in extended fall times on the  $C_T$  waveform. The increased fall time increases the SYNC pulse width, hence limiting the maximum phase shift between OUTA, OUTB and OUTC, OUTD outputs, which limits the maximum duty cycle of the converter (see to Figure 3).

#### **DELAB and DELCD (Delay Programming Between Complementary Outputs)**

DELAB programs the dead time between switching of OUTA and OUTB. DELCD programs the dead time between OUTC and OUTD. This delay is introduced between complementary outputs in the same leg of the external bridge. The UCC2895N allows the user to select the delay, in which the resonant switching of the external power stages takes place. Separate delays are provided for the two half-bridges to accommodate differences in resonant-capacitor charging currents. The delay in each stage is set according to Equation 3.

<span id="page-9-2"></span>
$$
t_{\text{DELAY}} = \frac{\left(25 \times 10^{-12}\right) \times R_{\text{DEL}}}{V_{\text{DEL}}} + 25 \text{ ns}
$$

where

- $V_{DEL}$  is in volts
- $R_{DEL}$  is in Ohms
- $t_{DELAY}$  is in seconds



DELAB and DELCD source about 1 mA maximum. Choose the delay resistors so that this maximum is not exceeded. Programmable output delay is defeated by tying DELAB and, or, DELCD to REF. For an optimum performance keep stray capacitance on these pins at less than 10 pF.

#### **EAOUT, EAP, and EAN (Error Amplifier)**

EAOUT connects internally to the non-inverting input of the PWM comparator and the no-load comparator. EAOUT is internally clamped to the soft-start voltage. The no-load comparator shuts down the output stages when EAOUT falls below 500 mV, and allows the outputs to turn on again when EAOUT rises above 600 mV.

EAP is the non-inverting and the EAN is the inverting input to the error amplifier.

### **OUTA, OUTB, OUTC, and OUTD (Output MOSFET Drivers)**

The four outputs are 100-mA complementary MOS drivers, and are optimized to drive MOSFET driver circuits. OUTA and OUTB are fully complementary, (assuming no programming delay) and operate near 50% duty cycle and one-half the oscillator frequency. OUTA and OUTB are intended to drive one half-bridge circuit in an external power stage. OUTC and OUTD drive the other half-bridge and have the same characteristics as OUTA and OUTB. OUTC is phase shifted with respect to OUTA, and OUTD is phase shifted with respect to OUTB.

#### **NOTE**

Changing the phase relationship of OUTC and OUTD with respect to OUTA and OUTB requires other than the nominal 50% duty ratio on OUTC and OUTD during those transients.

#### **PGND (Power Ground)**

To keep output switching noise from critical analog circuits, the UCC3895 has two different ground connections. PGND is the ground connection for the high-current output stages. Both GND and PGND must be electrically tied together. Also, because PGND carries high current, board traces must be low impedance.

#### **RAMP (Inverting Input of the PWM Comparator)**

This pin receives either the  $C_T$  waveform in voltage and average current-mode controls, or the current signal (plus slope compensation) in peak current-mode control.

#### **REF (Voltage Reference)**

The 5-V  $\pm$  1.2% reference supplies power to internal circuitry, and also supplies up to 5 mA to external loads. The reference is shutdown during undervoltage lockout but is operational during all other disable modes. For best performance, bypass with a 0.1-μF low-ESR low-ESL capacitor to GND. To ensure the stability of the internal reference, do not use more than 1.0 μF of total capacitance on this pin for the UCC1895.

<span id="page-10-1"></span>For the UCC2895 and the UCC3895, this capacitance increases as per the limits defined in the [RECOMMENDED](#page-2-0) OPERATING CONDITIONS table of this specification.

#### **RT (Oscillator Timing Resistor)**

<span id="page-10-0"></span>The oscillator in the UCC3895 operates by charging an external timing capacitor,  $C_T$ , with a fixed current programmed by  $R_T$ .  $R_T$  current is calculated with [Equation](#page-10-0) 4.

$$
I_{RT}(A) = \frac{3 V}{R_T(\Omega)}
$$

(4)

R<sub>T</sub> ranges from 40 to 120 kΩ. Soft-start charging and discharging currents are also programmed by I<sub>RT</sub> (Refer to [Figure](#page-7-0) 3).

### **GND (Analog Ground)**

This pin is the chip ground for all internal circuits except the output stages.

SLUS157P –DECEMBER 1999–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**

#### **SS/DISB (Soft-Start/Disable)**

This pin combines two independent functions.

**Disable Mode:** A rapid shutdown of the chip is accomplished by externally forcing SS/DISB below 0.5 V, externally forcing REF below 4 V, or if VDD drops below the undervoltage lockout threshold. In the case of REF being pulled below 4 V or an undervoltage condition, SS/DISB is actively pulled to ground via an internal MOSFET switch.

If an overcurrent fault is sensed  $(CS = 2.5 V)$ , a soft-stop is initiated. In this mode, SS/DISB sinks a constant current of (10  $\times$  I<sub>RT</sub>). The soft-stop continues until SS/DISB falls below 0.5 V. When any of these faults are detected, all outputs are forced to ground immediately.

#### **NOTE**

If SS/DISB is forced below 0.5 V, the pin starts to source current equal to  $I_{RT}$ . The only time the part switches into low  $I_{DD}$  current mode, though, is when the part is in undervoltage lockout.

**Soft-start Mode:** After a fault or disable condition has passed, VDD is above the start threshold, and, or, SS/DISB falls below 0.5 V during a soft-stop, SS/DISB switches to a soft-start mode. The pin then sources current, equal to  $I_{RT}$ . A user-selected resistor/capacitor combination on SS/DISB determines the soft start time constant.

#### **NOTE**

SS/DISB actively clamps the EAOUT pin voltage to approximately the SS/DISB pin voltage during both soft-start, soft-stop, and disable conditions.

#### **SYNC (Oscillator Synchronization)**

This pin is bidirectional (refer to [Figure](#page-7-0) 3). When used as an output, SYNC is used as a clock, which is the same as the internal clock of the device. When used as an input, SYNC overrides the internal oscillator of the chip and acts as the clock signal. This bidirectional feature allows synchronization of multiple power supplies. Also, the SYNC signal internally discharge the  $C_T$  capacitor and any filter capacitors that are present on the RAMP pin. The internal SYNC circuitry is level sensitive, with an input-low threshold of 1.9 V, and an input-high threshold of 2.1 V. A resistor as small as 3.9 kΩ may be tied between SYNC and GND to reduce the sync pulse width.

### **VDD (Chip Supply)**

This is the input pin to the chip. VDD must be bypassed with a minimum of 1-μF low ESR, low ESL capacitor to ground. The addition of a 10-μF low ESR, low ESL between VDD and PGND is recommended.



# XAS

**STRUMENTS** 

<span id="page-13-3"></span>SLUS157P –DECEMBER 1999–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**

## **APPLICATION INFORMATION**

### **Programming DELAB, DELCD and the Adaptive Delay Set**

<span id="page-13-0"></span>The UCC2895N allows the user to set the delay between switch commands within each leg of the full-bridge power circuit according to [Equation](#page-13-0) 5.

$$
t_{\text{DELAY}} = \frac{\left(25 \times 10^{-12}\right) \times R_{\text{DEL}}}{V_{\text{DEL}}} + 25 \text{ NS}
$$

From [Equation](#page-13-0) 5 VDEL is determined in conjunction with the desire to use (or not) the ADS feature from [Equation](#page-13-1) 6.

$$
V_{DEL} = [0.75 \times (V_{CS} - V_{ADS})] + 0.5 V
$$

<span id="page-13-1"></span>[Figure](#page-13-2) 12 illustrates the resistors needed to program the delay periods and the ADS function.

**Figure 12. Programming Adaptive Delay Set**

<span id="page-13-2"></span>The ADS allows the user to vary the delay times between switch commands within each of the two legs of the converter. The delay-time modulation is implemented by connecting ADS (pin 11) to CS, GND, or a resistive divider from CS through ADS to GND to set V<sub>ADS</sub> as shown in [Figure](#page-13-2) 12. From [Equation](#page-13-1) 6 for V<sub>DEL</sub>, if ADS is tied to GND then  $V_{DEL}$  rises in direct proportion to  $V_{CS}$ , causing a decrease in t<sub>DELAY</sub> as the load increases. In this condition, the maximum value of  $V_{\text{DEL}}$  is 2 V.

If ADS is connected to a resistive divider between CS and GND, the term ( $V_{CS} - V_{ADS}$ ) becomes smaller, reducing the level of  $V_{\text{DEL}}$ . This reduction decreases the amount of delay modulation. In the limit of ADS tied to CS,  $V_{DEL}$  = 0.5 V and no delay modulation occurs. [Figure](#page-14-0) 13 graphically shows the delay time versus load for varying adaptive delay set feature voltages  $(V_{ADS})$ .

In the case of maximum delay modulation (ADS = GND), when the circuit goes from light load to heavy load, the variation of  $V_{\text{DEL}}$  is from 0.5 to 2 V. This change causes the delay times to vary by a 4:1 ratio as the load is changed.

The ability to program an adaptive delay is a desirable feature because the optimum delay time is a function of the current flowing in the primary winding of the transformer, and changes by a factor of 10:1 or more as circuit loading changes. Reference 5 (see [References](#page-15-0)) describes the many interrelated factors for choosing the optimum delay times for the most efficient power conversion, and illustrates an external circuit to enable ADS using the UC3879. Implementing this adaptive feature is simplified in the UCC3895 controller, giving the user the ability to tailor the delay times to suit a particular application with a minimum of external parts.



(5)

(6)

KAS

**RUMENTS** 





<span id="page-14-1"></span><span id="page-14-0"></span>



## **[UCC1895](http://www.ti.com/product/ucc1895?qgpn=ucc1895), [UCC2895](http://www.ti.com/product/ucc2895?qgpn=ucc2895), [UCC3895](http://www.ti.com/product/ucc3895?qgpn=ucc3895)**

SLUS157P –DECEMBER 1999–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**



#### <span id="page-15-0"></span>**References**

- 1. M. Dennis, A Comparison Between the BiCMOS UCC3895 Phase Shift Controller and the UC3875, Application Note [\(SLUA246](http://www.ti.com/lit/pdf/SLUA246)).
- 2. L. Balogh, The Current-Doubler Rectifier: An Alternative Rectification Technique for Push--Pull and Bridge Converters, Application Note [\(SLUA121\)](http://www.ti.com/lit/pdf/SLUA121).
- 3. W. Andreycak, Phase Shifted, Zero Voltage Transition Design Considerations, Application Note ([SLUA107](http://www.ti.com/lit/pdf/SLUA107)).
- 4. L. Balogh, The New UC3879 Phase Shifted PWM Controller Simplifies the Design of Zero Voltage Transition Full-Bridge Converters, Application Note [\(SLUA122](http://www.ti.com/lit/pdf/SLUA122)).
- 5. L. Balogh, Design Review: 100 W, 400 kHz, dc-to-dc Converter with Current Doubler Synchronous Rectification Achieves 92% Efficiency, Unitrode Power Supply Design Seminar Manual, SEM-1100, 1996, Topic 2.
- 6. UC3875 Phase Shift Resonant Controller, Datasheet ([SLUS229\)](http://www.ti.com/lit/pdf/SLUS229).
- 7. UC3879 Phase Shift Resonant Controller, Datasheet ([SLUS230\)](http://www.ti.com/lit/pdf/SLUS230).
- 8. UCC3895EVM--1, Configuring the UCC3895 for direct Control Driven Synchronous Rectification ([SLUU109\)](http://www.ti.com/lit/pdf/SLUU109).
- 9. UCC3895,CD Output Asymetrical Duty Cycle Operation [\(SLUA275](http://www.ti.com/lit/pdf/SLUA275)).
- 10. Texas Instrument's Literature Number [SLUA323](http://www.ti.com/lit/pdf/SLUA323).
- 11. Synchronous Rectifiers of a Current Doubler ([SLUA287](http://www.ti.com/lit/pdf/SLUA287)).



#### **REVISION HISTORY**





### **PACKAGING INFORMATION**







**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 19-Feb-2015

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF UCC1895, UCC2895, UCC3895 :**

- Catalog: [UCC3895](http://focus.ti.com/docs/prod/folders/print/ucc3895.html)
- Automotive: [UCC2895-Q1](http://focus.ti.com/docs/prod/folders/print/ucc2895-q1.html)
- Enhanced Product: [UCC2895-EP](http://focus.ti.com/docs/prod/folders/print/ucc2895-ep.html)
- Military: [UCC1895](http://focus.ti.com/docs/prod/folders/print/ucc1895.html)

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

### **TAPE AND REEL INFORMATION**





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





TEXAS<br>INSTRUMENTS

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Dec-2014



\*All dimensions are nominal



 $J (R-GDIP-T**)$ 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

This drawing is subject to change without notice. В.

- This package can be hermetically sealed with a metal lid. C.
- D. Falls within JEDEC MS-004



## $N (R-PDIP-T**)$

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.
- $\Diamond$  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\overline{\textcircled{b}}$  The 20 pin end lead shoulder width is a vendor option, either half or full width.





## **PACKAGE OUTLINE**

## **DW0020A SOIC - 2.65 mm max height**

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## **EXAMPLE BOARD LAYOUT**

## **DW0020A SOIC - 2.65 mm max height**

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## **EXAMPLE STENCIL DESIGN**

## **DW0020A SOIC - 2.65 mm max height**

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



This drawing is subject to change without notice. **B.** 

 $\hat{\mathbb{C}}$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

 $\hat{\mathbb{D}}$  Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## **LAND PATTERN DATA**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate design.  $C.$
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**

MPLC004A – OCTOBER 1994

#### **FN (S-PQCC-J\*\*) PLASTIC J-LEADED CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated